Efficient Event Processing through Reconfigurable Hardware for Algorithmic Trading
Abstract
In this demo, we present fpga-ToPSS (Toronto Publish/Subscribe System Family), an efficient event processing platform for high-frequency and low-latency algorithmic trading. Our event processing platform is built over reconfigurable hardware — FPGAs — to achieve line-rate processing. Furthermore, our event processing engine supports Boolean expression matching with an expressive predicate language that models complex financial strategies to autonomously buy and sell stocks based on real-time financial data.
Download
Related Projects
Tags: fpga, content-based publish/subscribe, content-based matching, topss, publish/subscribe
Readers who enjoyed the above work, may also like the following:
- Multi-query Stream Processing on FPGAs.
Mohammad Sadoghi, Rija Javed, Naif Tarafdar, Rohan Palaniappan, Harshvardhan Pratap Singh, and Hans-Arno Jacobsen. In 28th International Conference on Data Engineering, 2012.
Tags: fpga, content-based matching, composite subscription, publish/subscribe, topss
- fpga-ToPSS: Line-speed Event Processing on FPGAs.
Mohammad Sadoghi, Harshvardhan Pratap Singh, and Hans-Arno Jacobsen. In The 5th ACM International Conference on Distributed Event-Based Systems (DEBS), pages 373-374, July 2011.
Tags: content-based matching, content-based publish/subscribe, fpga, event processing
- Towards Highly Parallel Event Processing Through Reconfigurable Hardware.
Mohammad Sadoghi, Harshvardhan Pratap Singh, and Hans-Arno Jacobsen. In The 7th International Workshop on Data Management on New Hardware (DaMoN, co-located with SIGMOD), pages 27-32, June 2011.
Tags: content-based publish/subscribe, content-based matching, fpga
|